mirror of
https://github.com/logicog/RTLPlayground.git
synced 2026-08-30 14:52:51 +08:00
37 lines
1008 B
C
37 lines
1008 B
C
#ifndef _RTL837X_REGS_H_
|
|
#define _RTL837X_REGS_H_
|
|
|
|
#define RTL837X_REG_HW_CONF 0x6040
|
|
// Bits 4 & 5: CLOCK DIVIDER from 125MHz for Timer
|
|
|
|
#define RTL837X_REG_LED_MODE 0x6520
|
|
// Defines the LED Mode for steering the Port LEDS and the System LED
|
|
// BIT 17 set: LED solid on
|
|
// Bytes 0/1 hold the LED mode, e.g. serial, RTL8231?
|
|
// Blink rate is defined by setAsicRegBits(0x6520,0xe00000,rate);
|
|
|
|
#define RTL837X_REG_SMI_CTRL 0x6454
|
|
#define RTL837X_REG_RESET 0x0024
|
|
// Writing 0x01 into this register causes a reset of the entire SoC
|
|
#define RTL837X_REG_SEC_COUNTER 0x06f4
|
|
// Used for counting seconds
|
|
|
|
#define RTL837X_REG_SDS_MODES 0x7b20
|
|
/*
|
|
* 5 Bits each give the state of the 2 SerDes of the RTL8372
|
|
* Values are:
|
|
* 0x1A: 10GBit USXGMII?
|
|
* 0x5: 2.5GBit: HISGMII ???
|
|
* 0x4: 1GBit: SGMII
|
|
*/
|
|
|
|
#define RTL837X_REG_LINKS 0x63f0
|
|
/* Each nibble encodes the link state of a port.
|
|
Port 0 appears to be the CPU port
|
|
The RTL8372 serves ports 4-7, port 3 is the RTL8221
|
|
2: 1Gbit
|
|
5: 2.5Gbit
|
|
*/
|
|
|
|
#endif
|