 logicog
|
b0a41a5af6
|
Add support for RTL8372-devices with 2 SFP+ ports
|
2025-07-17 13:25:07 +02:00 |
|
|
logicog
|
d66931acdf
|
Adding initial http daemon implementation
|
2025-07-13 12:03:40 +02:00 |
|
|
logicog
|
b192a87cab
|
Cleaning up printouts for debugging of uIP
|
2025-07-11 16:36:16 +02:00 |
|
|
logicog
|
8b761cfcc8
|
Add UIP stack. Still lots of debug output on packets...
|
2025-07-11 14:54:57 +02:00 |
|
 logicog
|
e0924314b4
|
Add memcpy function for __xdata
|
2025-07-06 09:53:28 +02:00 |
|
|
logicog
|
65c2336313
|
Use external command parser module. Add support for mirroring
|
2025-07-05 09:24:16 +02:00 |
|
|
logicog
|
2d8c0efabd
|
Add 802.1Q VLAN and PVID support. Support VLAN tag at CPU-port
|
2025-07-04 09:17:10 +02:00 |
|
|
logicog
|
997d85ba02
|
Add basic VLAN configuration
|
2025-07-02 11:57:15 +02:00 |
|
|
logicog
|
6f90e1db53
|
Add support for changing Ethernet speeds
|
2025-06-29 20:06:53 +02:00 |
|
|
logicog
|
b59f51b3ca
|
Cleanup of initialitation, make debug code conditional
|
2025-06-29 11:10:29 +02:00 |
|
|
logicog
|
5faf31cdb8
|
Moving PHY code to BANK1
|
2025-06-25 15:30:50 +02:00 |
|
|
logicog
|
73a0a7d137
|
Add banking support
|
2025-06-25 13:20:06 +02:00 |
|
|
logicog
|
b8352f9430
|
Implement ARP broadcast and make ping work
|
2025-06-23 17:57:54 +02:00 |
|
|
logicog
|
2776df9ca8
|
Make RX of packets work
|
2025-06-21 16:18:19 +02:00 |
|
|
logicog
|
dd039494c2
|
Add more RTL8224 config
|
2025-06-21 05:58:55 +02:00 |
|
|
logicog
|
869db02865
|
Emable RTL8224 PHY. Better implementation of sleep/delay timer
|
2025-06-17 18:21:15 +02:00 |
|
|
logicog
|
e4d477938d
|
Detect RTL8373 and name registers for GPIO. Enable RTL8224
|
2025-06-16 06:55:47 +02:00 |
|
|
logicog
|
85cb2a52a5
|
Cleanup
|
2025-06-15 18:26:27 +02:00 |
|
|
logicog
|
b49f2aa16f
|
Add initial support for RTL8373
|
2025-06-15 18:24:23 +02:00 |
|
|
logicog
|
9a69fac07a
|
Adding support for 2.5Gbit Ethernet modules
|
2025-06-14 09:52:15 +02:00 |
|
|
logicog
|
37ca55392a
|
Add support for 10G Fiber
|
2025-06-14 09:12:24 +02:00 |
|
|
logicog
|
0485c21da0
|
Add support for reading SFP EEProm data via I2C, support for 1G SFP modules
|
2025-06-13 20:36:49 +02:00 |
|
|
logicog
|
b41410ce6b
|
Cleanup
|
2025-06-12 20:33:35 +02:00 |
|
|
logicog
|
8c8b92ed65
|
Add SerDes configuration support for the RTL8221B ethernet port to support 2.5 and 1GBit
|
2025-06-12 20:32:36 +02:00 |
|
|
logicog
|
8243a454de
|
Adding support for link status display
|
2025-06-10 17:57:28 +02:00 |
|
|
logicog
|
c54227f057
|
Fix SFR_DATA access, make internal switch work
|
2025-06-09 11:22:52 +02:00 |
|
|
logicog
|
c5d7628ea0
|
Adding support for the ASIC second counter register and sleeping
|
2025-06-06 20:49:15 +02:00 |
|
|
logicog
|
9f22c49af7
|
Make C45 PHY access work, support for suspected C22 access, switch to 115200 baud
|
2025-06-05 20:15:42 +02:00 |
|
|
logicog
|
73a6f0f311
|
Adding more flash functionality and image documentation
|
2025-05-14 20:40:44 +02:00 |
|
|
logicog
|
7493089c39
|
Adding DIO for flash access
|
2025-05-11 20:29:31 +02:00 |
|
|
logicog
|
3a953bba47
|
More commands, fixing strange sdcc behaviour for clock setting defines
|
2025-05-11 18:28:08 +02:00 |
|
|
logicog
|
6d3214d13d
|
More initial documentation
|
2025-05-10 17:01:33 +02:00 |
|
|
logicog
|
c4835b7a6c
|
Initial commit
|
2025-05-10 15:52:02 +02:00 |
|