gitproxy/RTLPlayground
1
0
Fork 0
mirror of https://github.com/logicog/RTLPlayground.git synced 2026-08-30 14:52:51 +08:00
Code Issues Packages Projects Releases Wiki Activity

phy: fix or/and-opperation conversion errors

Browse Source
This commit is contained in:
René van Dorst
2025-09-01 09:27:28 +02:00
committed by René van Dorst
parent 94cf079fcb
commit d865862625
1 changed files with 3 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files
rtl837x_phy.c
+3 -3
View File
@@ -116,7 +116,7 @@ void phy_config(uint8_t phy) __banked
// p031f.a432:0811 P000008.1f00a432:0831 // p031f.a432:0811 P000008.1f00a432:0831
// PHYCR2 PHY Specific Control Register 2, MMD 31. 0xA432), set bit 5: enable EEE // PHYCR2 PHY Specific Control Register 2, MMD 31. 0xA432), set bit 5: enable EEE
phy_read(phy, 0x1f, 0xa432); phy_read(phy, 0x1f, 0xa432);
pval = SFR_DATA_U16 | 0x0021; pval = SFR_DATA_U16 | 0x0020;
phy_write(phy, 0x1f, 0xa432, pval); phy_write(phy, 0x1f, 0xa432, pval);
// p0307.003e:0000 P000008.0700003e:0001 // p0307.003e:0000 P000008.0700003e:0001
@@ -129,7 +129,7 @@ void phy_config(uint8_t phy) __banked
// p031f.a442:043c P000008.1f00a442:0430 // p031f.a442:043c P000008.1f00a442:0430
// Unknown, but clear bits 2/3 // Unknown, but clear bits 2/3
phy_read(phy, 0x1f, 0xa442); phy_read(phy, 0x1f, 0xa442);
pval = SFR_DATA_U16 & 0x00f3; pval = SFR_DATA_U16 & 0xfff3;
phy_write(phy, 0x1f, 0xa442, pval); phy_write(phy, 0x1f, 0xa442, pval);
delay(20); delay(20);
@@ -147,7 +147,7 @@ void phy_config(uint8_t phy) __banked
// p081f.d040:ffff P000100.1f00d040:feff // p081f.d040:ffff P000100.1f00d040:feff
// LCR6 (LED Control Register 6, MMD 31.D040), set bits 8/9 to 0b10 // LCR6 (LED Control Register 6, MMD 31.D040), set bits 8/9 to 0b10
phy_read(phy, 0x1e, 0xd040); phy_read(phy, 0x1e, 0xd040);
pval = SFR_DATA_U16 & 0xfc00 | 0x0002; pval = SFR_DATA_U16 & 0xfcff | 0x0200;
phy_write(phy, 0x1e, 0xd040, pval); phy_write(phy, 0x1e, 0xd040, pval);
delay(20); delay(20);