mirror of
https://github.com/logicog/RTLPlayground.git
synced 2026-10-29 17:54:14 +08:00
DrDoof
682ed861fa
rtl8224_enable() waits 2.5 s after releasing the RTL8224 reset before anything talks to the PHY. On an SWTGW218AS the chip id already reads back 0x8224 at the first poll, about 265 ms after the release. Remember when the reset was released and, once SMI is up, poll the chip id until it answers, giving up after the same 2.5 s as before. The PHY writes that follow read back the same as before. The reset pulse before it goes from 0.5 s to 20 ms, twice the 10 ms the related RTL8372 and RTL8221B need. The pulse does reset the chip: the MDI reverse register (MMD 30, 0x0a90) still reads its power-on value 0x00f3 just before the init writes 0x00fc, as it does with 0.5 s. Together the console banner comes 3 s sooner. The SerDes write loop in phy_config_8224() waited on the busy bit with no limit, so a PHY that never answers stopped the boot before the network came up. Bound it and report a timeout.
45 lines
1.3 KiB
C
45 lines
1.3 KiB
C
#ifndef _RTL837X_PHY_H_
|
|
#define _RTL837X_PHY_H_
|
|
|
|
#define PHY_SPEED_10M 0x2
|
|
#define PHY_SPEED_100M 0x3
|
|
#define PHY_SPEED_1G 0x4
|
|
#define PHY_SPEED_2G5 0x5
|
|
#define PHY_SPEED_5G 0x6
|
|
#define PHY_SPEED_10G 0x7
|
|
#define PHY_SPEED_AUTO 0x10
|
|
#define PHY_OFF 0xff
|
|
|
|
struct phy_settings {
|
|
uint8_t duplex;
|
|
uint8_t port;
|
|
uint8_t speed;
|
|
uint8_t is10g_port;
|
|
};
|
|
|
|
extern __xdata struct phy_settings phy_settings;
|
|
|
|
void rtl8224_phy_enable(void) __banked;
|
|
void phy_config(uint8_t phy) __banked;
|
|
void phy_config_8224(void) __banked;
|
|
void rtl8224_wait_ready(void) __banked;
|
|
void phy_set_speed(void) __banked;
|
|
void phy_set_duplex(void) __banked;
|
|
void phy_show(uint8_t port) __banked;
|
|
void phy_reset(uint8_t port) __banked;
|
|
void rtl8224_read_reg_u16(uint16_t reg) __banked;
|
|
void rtl8224_write_reg_u16(uint16_t reg, uint16_t val) __banked;
|
|
void rtl8224_sds_write(uint16_t sds_cmd, __xdata uint16_t val) __banked;
|
|
void phy_config_8261(uint8_t phy, uint8_t sds) __banked;
|
|
|
|
#define RTL8224_SDS_WRITE(sds_id, page, reg, v) do { \
|
|
uint16_t _sdscmd = (uint16_t)(sds_id & 0x01) | (1 << 14) | (1 << 15); \
|
|
_sdscmd |= (page & 0x3F) << 1; \
|
|
_sdscmd |= ((uint16_t)(reg & 0x1f)) << 7; \
|
|
print_string("CMD: "); print_short(_sdscmd); \
|
|
write_char('-'); print_short(v); \
|
|
rtl8224_sds_write(_sdscmd, v); \
|
|
} while (0)
|
|
|
|
#endif
|