mirror of
https://github.com/logicog/RTLPlayground.git
synced 2026-11-01 18:04:12 +08:00
handle special case PCB-SWTG115AS-V2.1-17443 PCB-SWTG024AS-A-V2.0.1_19650-HORACO
This commit is contained in:
HL Yi committed
1 parent
83f335f3e8
commit
928d9279b9
9 files changed
+11
-10
No files matched your search
File renamed without changes.
@@ -17,17 +17,17 @@ Port 5 RJ45 is interfaced through a RTL8221B IC.
|
||||
|
||||
## Label (V2.0)
|
||||
|
||||
<img src="photos/SWTG115AS-V2.0/label.jpg" width="300" />
|
||||
<img src="photos/PCB-SWTG115AS-V2.0-16030/label.jpg" width="300" />
|
||||
|
||||
## PCB (V2.0)
|
||||
|
||||
<img src="photos/SWTG115AS-V2.0/pcb_top.jpg" width="300" />
|
||||
<img src="photos/SWTG115AS-V2.0/pcb_bottom.jpg" width="300" />
|
||||
<img src="photos/PCB-SWTG115AS-V2.0-16030/pcb_top.jpg" width="300" />
|
||||
<img src="photos/PCB-SWTG115AS-V2.0-16030/pcb_bottom.jpg" width="300" />
|
||||
|
||||
## PCB (V2.1)
|
||||
|
||||
<img src="photos/SWTG115AS-V2.1/pcb-top.jpg" width="300" />
|
||||
<img src="photos/SWTG115AS-V2.1/pcb-bottom.jpg" width="300" />
|
||||
<img src="photos/PCB-SWTG115AS-V2.1-17433/pcb-top.jpg" width="300" />
|
||||
<img src="photos/PCB-SWTG115AS-V2.1-17433/pcb-bottom.jpg" width="300" />
|
||||
|
||||
## Connectors
|
||||
|
||||
+1
@@ -0,0 +1 @@
|
||||
PCB-SWTG115AS-V2.0-16030.md
|
||||
File renamed without changes.
File renamed without changes.
File renamed without changes.
File renamed without changes.
File renamed without changes.
Reference in new issue
Block a user