gitproxy/RTLPlayground
1
0
Fork 0
mirror of https://github.com/logicog/RTLPlayground.git synced 2026-08-30 14:52:51 +08:00
Code Issues Packages Projects Releases Wiki Activity

Emable RTL8224 PHY. Better implementation of sleep/delay timer

Browse Source
This commit is contained in:
logicog
2025-06-17 18:21:15 +02:00
parent e4d477938d
commit 869db02865
1 changed files with 12 additions and 7 deletions
Download Patch File Download Diff File Expand all files Collapse all files
rtlplayground.c
+12 -7
View File
@@ -35,7 +35,7 @@ __xdata uint8_t isRTL8373;
volatile __xdata uint32_t ticks; volatile __xdata uint32_t ticks;
volatile __xdata uint8_t sec_counter; volatile __xdata uint8_t sec_counter;
__xdata uint32_t sleep_until; volatile __xdata uint16_t sleep_ticks;
#define N_WORDS 10 #define N_WORDS 10
__xdata signed char cmd_words_b[N_WORDS]; __xdata signed char cmd_words_b[N_WORDS];
@@ -73,6 +73,8 @@ void isr_timer0(void) __interrupt(1)
TL0 = (0x10000 - (CLOCK_HZ / SYS_TICK_HZ / 32)) % 0xff; TL0 = (0x10000 - (CLOCK_HZ / SYS_TICK_HZ / 32)) % 0xff;
ticks++; ticks++;
if (sleep_ticks > 0)
sleep_ticks--;
sec_counter++; sec_counter++;
TR0 = 1; // Re-start timer 0 TR0 = 1; // Re-start timer 0
@@ -532,11 +534,11 @@ uint8_t sfp_read_reg(uint8_t reg)
return sfr_data[3]; return sfr_data[3];
} }
// Sleep the given number of ticks without doing housekeeping // Delay for given number of ticks without doing housekeeping
void delay(uint16_t t) void delay(uint16_t t)
{ {
sleep_until = ticks + t; sleep_ticks = t;
while (sleep_until >= ticks) while (sleep_ticks > 0)
PCON |= 1; PCON |= 1;
} }
@@ -634,8 +636,8 @@ void idle(void)
// Sleep the given number of ticks // Sleep the given number of ticks
void sleep(uint16_t t) void sleep(uint16_t t)
{ {
sleep_until = ticks + t; sleep_ticks = t;
while (sleep_until >= ticks) while (sleep_ticks > 0)
idle(); idle();
} }
@@ -1305,7 +1307,10 @@ void rtl8372_init(void)
// TODO: patch the PHYs // TODO: patch the PHYs
// Re-enable PHY after configuration // Re-enable PHY after configuration
phy_write(0xf0,0x1f,0xa610,0x2058);; if (isRTL8373)
phy_write(0xff,0x1f,0xa610,0x2058);
else
phy_write(0xf0,0x1f,0xa610,0x2058);
// Set bits 0xc-0x14 of 0x632c to 0x1f8, see rtl8372_init // Set bits 0xc-0x14 of 0x632c to 0x1f8, see rtl8372_init
// r632c:00000540 R632c-001f8540 // r632c:00000540 R632c-001f8540