gitproxy/RTLPlayground
1
0
Fork 0
mirror of https://github.com/logicog/RTLPlayground.git synced 2026-08-30 14:52:51 +08:00
Code Issues Packages Projects Releases Wiki Activity

Replace phy_write_mask(0x1 with phy_write(0x00.

Browse Source 
Also added define `RTL8224_PHY_ID` for RTL8224 phy_id.
So it is more clear that we want to talk to that phy.
Replaced in the function which contains `8224` in the name the
`phy_write(0x00, ...)` with `phy_write(RTL8224_PHY_ID, ...)`, same for the
`phy_read(0x00, ...)` with `phy_read(RTL8224_PHY_ID, ...)`.

Removed the extra `phy_read()` in `rtl8224_phy_enable()`.
This commit is contained in:
René van Dorst
2025-09-01 12:26:27 +02:00
committed by René van Dorst
parent cc132a8734
commit 22dccbad8c
1 changed files with 19 additions and 15 deletions
Download Patch File Download Diff File Expand all files Collapse all files
rtl837x_phy.c
+19 -15
View File
@@ -6,6 +6,9 @@
#define REGDBG #define REGDBG
// Phy ID of the external RTL8224 PHY.
#define RTL8224_PHY_ID 0x00
#include <stdint.h> #include <stdint.h>
#include "rtl837x_common.h" #include "rtl837x_common.h"
#include "rtl837x_sfr.h" #include "rtl837x_sfr.h"
@@ -66,11 +69,13 @@ __code uint16_t rtl8224_cb[60] = {
void rtl8224_phy_enable(void) __banked void rtl8224_phy_enable(void) __banked
{ {
uint16_t pval;
// p001e.0a90:00f3 R02f8-000000f3 R02f4-000000fc P000001.1e000a90:00fc // p001e.0a90:00f3 R02f8-000000f3 R02f4-000000fc P000001.1e000a90:00fc
print_string("\r\nrtl8224_phy_enable called\r\n"); print_string("\r\nrtl8224_phy_enable called\r\n");
phy_read(0, 0x1e, 0xa90); phy_read(RTL8224_PHY_ID, 0x1e, 0xa90);
uint16_t pval = SFR_DATA_U16; pval = SFR_DATA_U16;
// PHY Initialization: // PHY Initialization:
REG_WRITE(0x2f8, 0, 0, pval >> 8, pval); REG_WRITE(0x2f8, 0, 0, pval >> 8, pval);
@@ -78,12 +83,9 @@ void rtl8224_phy_enable(void) __banked
pval |= 0x0c; pval |= 0x0c;
REG_WRITE(0x2f4, 0, 0, pval >> 8, pval); REG_WRITE(0x2f4, 0, 0, pval >> 8, pval);
phy_write_mask(0x1, 0x1e, 0xa90, pval); phy_write(RTL8224_PHY_ID, 0x1e, 0xa90, pval);
phy_read(0, 0x1e, 0xa90);
pval = SFR_DATA_U16;
delay(50); delay(50);
print_string("\r\nrtl8224_phy_enable done\r\n"); print_string("\r\nrtl8224_phy_enable done\r\n");
} }
@@ -167,26 +169,28 @@ void phy_config(uint8_t phy) __banked
void phy_config_8224(void) __banked void phy_config_8224(void) __banked
{ {
// p001e.7b20:0bff R02f8-00000bff R02f4-00000bed P000001.1e007b20:0bed
uint16_t pval; uint16_t pval;
print_string("\r\nphy_config_8224 called\r\n"); print_string("\r\nphy_config_8224 called\r\n");
phy_read(0, 0x1e, 0x7b20);
// p001e.7b20:0bff R02f8-00000bff R02f4-00000bed P000001.1e007b20:0bed
phy_read(RTL8224_PHY_ID, 0x1e, 0x7b20);
pval = SFR_DATA_U16; pval = SFR_DATA_U16;
REG_WRITE(0x2f8, 0, 0, pval >> 8, pval); REG_WRITE(0x2f8, 0, 0, pval >> 8, pval);
pval &= 0x0fe0; pval &= 0x0fe0;
pval |= 0x000d; pval |= 0x000d;
REG_WRITE(0x2f4, 0, 0, pval >> 8, pval); REG_WRITE(0x2f4, 0, 0, pval >> 8, pval);
phy_write_mask(0x01, 0x1e, 0x7b20, pval);
phy_write(RTL8224_PHY_ID, 0x1e, 0x7b20, pval);
uint8_t i = 0; uint8_t i = 0;
while (rtl8224_ca[i]) { while (rtl8224_ca[i]) {
phy_write_mask(0x1, 0x1e, 0x400, rtl8224_ca[i]); phy_write(RTL8224_PHY_ID, 0x1e, 0x400, rtl8224_ca[i]);
i++; i++;
phy_write_mask(0x1, 0x1e, 0x3f8, rtl8224_ca[i]); phy_write(RTL8224_PHY_ID, 0x1e, 0x3f8, rtl8224_ca[i]);
i++; i++;
do { do {
phy_read(0, 0x1e, 0x3f8); phy_read(RTL8224_PHY_ID, 0x1e, 0x3f8);
} while (SFR_DATA_8 & 0x80); } while (SFR_DATA_8 & 0x80);
} }