gitproxy/RTLPlayground
1
0
Fork 0
mirror of https://github.com/logicog/RTLPlayground.git synced 2026-08-30 14:52:51 +08:00
Code Issues Packages Projects Releases Wiki Activity

More doc on TX

Browse Source
This commit is contained in:
logicog
2025-06-23 19:43:33 +02:00
parent 08d6c27605
commit 178e3d2550
1 changed files with 2 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files
doc/CpuPort.md
+2 -1
View File
@@ -48,7 +48,8 @@ LHLL: Length of the Ethernet frame
The Ethernet frame data starts immediately after the frame header in xdata
memory. The frame is transferred to the ASIC side by setting SFRs B3 and B4
to the xdata source address of the frame header, and the ring pointer to the
free space indicated by register XXXXXXXX multiplied by 8 and the MSB set.
free space indicated by register 0x7890 multiplied by 8 and the MSB set.
The length is given by the length of the frame plus 15, divided by 8.
Writing 0x1 to register 0x7850 will transmit the frame.